



IFW

Docket No.: V0195.0093  
(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:  
Jorg Gliese

Application No.: 10/598,775

Confirmation No.: 1128

Filed: September 11, 2006

Art Unit: N/A

For: LOGIC BASIC CELL

Examiner: Not Yet Assigned

INFORMATION DISCLOSURE STATEMENT (IDS)

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Pursuant to 37 CFR 1.56, 1.97 and 1.98, the attention of the Patent and Trademark Office is hereby directed to the references listed on the attached PTO/SB/08. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

This Information Disclosure Statement is filed before the mailing date of a first Office Action on the merits as far as is known to the undersigned (37 CFR 1.97(b)(3)).

In accordance with 37 CFR 1.98(a)(2)(ii), Applicant has not submitted copies of U.S. patents and U.S. patent applications. Applicant submits herewith copies of foreign patents and non-patent literature in accordance with 37 CFR 1.98(a)(2).

Citations BB-BC and CB-CC are not in the English language. In accordance with 1.98(c), Applicant states:

The requirement for concise explanation of relevance of Citations BB-BC and CB-CC is satisfied by the attached translations of their abstracts (see MPEP § 609 A(3)).

In accordance with 37 CFR 1.97(g), the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other material information as defined in 37 CFR 1.56(a) exists. In accordance with 37 CFR 1.97(h), the filing of this Information Disclosure Statement shall not be construed to be an admission that any patent, publication or other information referred to therein is "prior art" for this invention unless specifically designated as such.

It is submitted that the Information Disclosure Statement is in compliance with 37 CFR 1.98 and the Examiner is respectfully requested to consider the listed references.

The Director is hereby authorized to charge any deficiency in the fees filed, asserted to be filed or which should have been filed herewith (or with any paper

hereafter filed in this application by this firm) to our Deposit Account No. 50-2215, under Order No. V0195.0093.

Dated: January 4, 2007

Respectfully submitted,

By *Laura C. Brutman*

Laura C. Brutman

Registration No.: 38,395

DICKSTEIN SHAPIRO LLP

1177 Avenue of the Americas

41st Floor

New York, New York 10036-2714

(212) 277-6500

Attorney for Applicant



PTO/SB/08A/B (09-06)

Approved for use through 03/31/2007. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

<b>Substitute for form 1449/PTO</b>  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (Use as many sheets as necessary)				<b>Complete if Known</b>	
				Application Number	10/598,775-Conf. #1128
				Filing Date	September 11, 2006
				First Named Inventor	Jorg Gliese
				Art Unit	N/A
				Examiner Name	Not Yet Assigned
Sheet	1	of	1	Attorney Docket Number	V0195.0093

U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number-Kind Code <sup>2</sup> (if known)			
	AA*	US-5,592,107	01-07-1997	McDermott et al.	
	AB*	US-6,130,553	10-10-2000	Nakaya	
	AC*	US-6,529,040-B1	03-04-2003	Carberry et al.	
	AD*	US-2003/0210073-A1	11-13-2003	Ngai et al.	
	AE*	US-2005/0134317-A1	06-23-2005	Gliese, Jorg	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		Country Code <sup>3</sup> -Number <sup>4</sup> -Kind Code <sup>5</sup> (if known)				
	BA	EP-1 122 888-A1	08-08-2001	Hirairi, Koji		
	BB	DE-103 57 209-A1	07-07-2005	Gliese, Jorg		✓
	BC	DE-103 54 501-A1 – corresponds to USP 2005/0134317 – A1	06-30-2005	Gliese, Jorg et al.		✓

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. \* CITE NO.: Those application(s) which are marked with an single asterisk (\*) next to the Cite No. are not supplied (under 37 CFR 1.98(a)(2)(iii)) because that application was filed after June 30, 2003 or is available in the IFW. <sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> See Kinds Codes of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov) or MPEP 901.04. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
	CA	Kim, H. et al.; "Design of heuristic algorithms based on Shannon expansion for low-power logic circuit synthesis"; IEE Proc.-Circuits Devices Syst., Vol. 144, No. 6, December 1997, pages 355-360.	
	CB	Wannemacher, M; "Das FPGA-Kochbuch"; ("The FPGA Cookbook"); figure 6.4: SRAM cell from XILINX, 1st edition, International Thomson Publishing Company, Bonn, 1998, page 111.	✓
	CC	Wannemacher, M; "Das FPGA-Kochbuch" ("The FPGA Cookbook"); figure 7.36; logic block (CLB) of the XC4000 families, 1st edition, International Thomson Publishing Company, Bonn, 1998, page 197.	✓

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--